URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [apps/] [dhry/] [Makefile] - Rev 393

Rev	Log message	Author	Age	Path
393	ORPSoCv2 software rearrangement in progress. Basic tests should now run again.	julius	5143d 06h	/openrisc/trunk/orpsocv2/sw/apps/dhry/Makefile
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5188d 13h	/openrisc/trunk/orpsocv2/sw/dhry/Makefile
354	Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut * sw/support/crt0.S: Tick timer interrupt to increment variable now in place instead of calling customisable interrupt vector handler Changed all system frequencies in design to 50MHz.	julius	5192d 03h	/openrisc/trunk/orpsocv2/sw/dhry/Makefile
58	ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up	julius	5475d 04h	/openrisc/trunk/orpsocv2/sw/dhry/Makefile
49	Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update	julius	5553d 00h	/openrisc/trunk/orpsocv2/sw/dhry/Makefile
44	New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades	julius	5604d 11h	/openrisc/trunk/orpsocv2/sw/dhry/Makefile
6	Checking in ORPSoCv2	julius	5666d 23h	/openrisc/trunk/orpsocv2/sw/dhry/Makefile