OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] [uart/] [uart.c] - Rev 797

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5077d 04h /openrisc/trunk/orpsocv2/sw/drivers/uart/uart.c
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5177d 00h /openrisc/trunk/orpsocv2/sw/drivers/uart/uart.c
349 ORPSoCv2 update with new software and makefile update julius 5227d 00h /uart.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.