OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [ethmac/] [sim/] [Makefile] - Rev 733

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5113d 18h /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/Makefile
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5115d 12h /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/Makefile
395 ORPSoCv2 moving ethernet tests to correct place julius 5120d 17h /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/Makefile
349 ORPSoCv2 update with new software and makefile update julius 5170d 18h /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/Makefile
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5581d 21h /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.