OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] [or1200-cbasic.c] - Rev 836

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 5057d 04h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-cbasic.c
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.
julius 5115d 14h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-cbasic.c
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5135d 23h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-cbasic.c
349 ORPSoCv2 update with new software and makefile update julius 5186d 00h /or1200-cbasic.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.