OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [sdram/] [sim/] [sdram-cols.c] - Rev 477

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...
julius 5124d 19h /openrisc/trunk/orpsocv2/sw/tests/sdram/sim/sdram-cols.c
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5145d 06h /openrisc/trunk/orpsocv2/sw/tests/sdram/sim/sdram-cols.c
349 ORPSoCv2 update with new software and makefile update julius 5195d 06h /sdram-cols.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.