OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [utils/] [bin2vmem.c] - Rev 862

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5428d 00h /openrisc/trunk/orpsocv2/sw/utils/bin2vmem.c
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5600d 00h /openrisc/trunk/orpsocv2/sw/utils/bin2vmem.c
45 Orpsoc eth test fix and script error message update julius 5606d 23h /openrisc/trunk/orpsocv2/sw/utils/bin2vmem.c
6 Checking in ORPSoCv2 julius 5698d 11h /openrisc/trunk/orpsocv2/sw/utils/bin2vmem.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.