OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200/] [rtl/] [verilog/] [or1200_dmmu_top.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5718d 06h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7636d 17h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
1171 Added embedded memory QMEM. lampret 7790d 13h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7823d 02h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 8054d 09h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
788 Some of the warnings fixed. lampret 8256d 14h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
668 Lapsus fixed. simons 8299d 13h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8303d 00h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8317d 04h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8330d 23h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8341d 21h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_dmmu_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.