URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200/] [rtl/] [verilog/] [or1200_rf.v] - Rev 1772

Rev	Log message	Author	Age	Path
1765		root	5747d 13h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_rf.v
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7852d 08h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_rf.v
1130	RFRAM type always need to be defined.	lampret	7912d 10h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_rf.v
869	Added generic flip-flop based memory macro instantiation.	lampret	8214d 19h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_rf.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8371d 03h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_rf.v