OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32_bw.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5718d 06h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_spram_2048x32_bw.v
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7641d 05h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_spram_2048x32_bw.v
1200 mbist signals updated according to newest convention markom 7689d 21h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_spram_2048x32_bw.v
1194 correct all the syntax errors dries 7724d 20h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_spram_2048x32_bw.v
1186 Added support for rams with byte write access. simons 7741d 19h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_spram_2048x32_bw.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.