OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200/] [rtl/] [verilog/] [or1200_sprs.v] - Rev 1772

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5747d 13h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
1220 Exception prefix configuration changed. simons 7657d 22h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7852d 08h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 8124d 06h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8134d 10h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
788 Some of the warnings fixed. lampret 8285d 20h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8304d 10h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
636 Fixed combinational loops. lampret 8341d 15h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8351d 03h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
596 SR[TEE] should be zero after reset. lampret 8355d 02h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8356d 03h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8371d 03h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_sprs.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.