URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200/] [rtl/] [verilog/] [or1200_wb_biu.v] - Rev 1772

Rev	Log message	Author	Age	Path
1765		root	5747d 12h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
1171	Added embedded memory QMEM.	lampret	7819d 19h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7852d 08h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
1140	Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs.	lampret	7911d 14h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
1104	Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.	lampret	8032d 02h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
1054	Fixed a combinational loop.	lampret	8115d 08h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
943	Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers.	lampret	8150d 05h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
895	Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.	lampret	8178d 13h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8371d 03h	/or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_wb_biu.v