URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_speed_opt/] [or1200/] [rtl/] [verilog/] [or1200_cfgr.v] - Rev 1777

Rev	Log message	Author	Age	Path
1765		root	5742d 05h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_cfgr.v
1164	This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'.		7847d 01h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_cfgr.v
788	Some of the warnings fixed.	lampret	8280d 13h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_cfgr.v
562	Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.	lampret	8354d 22h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_cfgr.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8365d 20h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_cfgr.v