OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_speed_opt/] [or1200/] [rtl/] [verilog/] [or1200_ic_fsm.v] - Rev 1771

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5724d 19h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7829d 15h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7829d 15h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
788 Some of the warnings fixed. lampret 8263d 03h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
775 Optimized cache controller FSM. lampret 8263d 23h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8309d 14h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
636 Fixed combinational loops. lampret 8318d 22h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8323d 17h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8337d 12h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8348d 10h /or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_ic_fsm.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.