URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_speed_opt/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32.v] - Rev 1777

Rev	Log message	Author	Age	Path
1765		root	5742d 06h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_2048x32.v
1164	This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'.		7847d 01h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_2048x32.v
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	7907d 03h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_2048x32.v
1077	Signal scanb_sen renamed to scanb_en.	mohor	8067d 13h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_2048x32.v
1063	Added BIST scan. Special VS RAMs need to be used to implement BIST.	lampret	8078d 08h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_2048x32.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8365d 20h	/or1k/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_2048x32.v