OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [or1200/] [rtl/] [verilog/] [wb_biu.v] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5589d 08h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
317 This commit was manufactured by cvs2svn to create branch 'mp3_stable'. 8267d 03h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8286d 13h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
215 MP3 version. lampret 8293d 18h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
210 Updated debug. More cleanup. Added MAC. lampret 8307d 02h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
209 Update debug. lampret 8309d 07h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
205 Adding debug capabilities. Half done. lampret 8315d 02h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
203 Updated from xess branch. lampret 8319d 07h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
168 Major clean-up. lampret 8359d 17h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8378d 03h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v
161 Development version of RTL. Libraries are missing. lampret 8380d 06h /or1k/branches/mp3_stable/or1200/rtl/verilog/wb_biu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.