OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [gen_or1k_isa/] [sources/] [or32.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5744d 10h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7232d 23h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7234d 16h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1346 Remove the global op structure nogj 7247d 19h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7247d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7247d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1338 l.ff1 instruction added andreje 7263d 18h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1309 removed includes phoenix 7436d 13h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7439d 10h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7461d 10h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7510d 13h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1285 Changed desciption of the l.cust5 insns lampret 7510d 13h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1169 Added support for l.addc instruction. csanchez 7823d 14h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1114 Added cvs log keywords lampret 7978d 05h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
1034 Fixed encoding for l.div/l.divu. lampret 8120d 07h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
879 Initial version of OpenRISC Custom Unit Compiler added markom 8185d 17h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
801 l.muli instruction added markom 8277d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
722 floating point registers are obsolete; GPRs should be used instead markom 8305d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
720 single floating point support added markom 8306d 00h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c
717 some minor improvements markom 8306d 02h /or1k/branches/stable_0_1_x/gen_or1k_isa/sources/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.