OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [common/] [parse.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5742d 04h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7230d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
1353 Modularise simulator command parsing nogj 7232d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7232d 09h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7437d 03h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
897 improved CUC GUI; pre/unroll bugs fixed markom 8170d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8238d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
304 included VAPI in execution, but it is still not functioning; some cleanup in toplevel.c markom 8421d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
244 removed some ugly absolete code from parse.c markom 8434d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8436d 09h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8436d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8560d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8570d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
52 Comment character changed. lampret 8926d 15h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9162d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h
2 First import. cvs 9162d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/parse.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.