OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [dlx/] [Makefile.in] - Rev 1768

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5770d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
1378 aclocal && autoconf && automake phoenix 7243d 21h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7258d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7630d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
879 Initial version of OpenRISC Custom Unit Compiler added markom 8211d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8389d 00h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8464d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
77 Regular update. lampret 8824d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
26 Clean up. lampret 9001d 06h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
18 or16 added, or1k renamed to or32. lampret 9004d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in
8 Initial revision. jrydberg 9064d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/dlx/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.