OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [or1k/] [except.h] - Rev 1767

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5637d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7125d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7127d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8244d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8275d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
437 When lsu instruction produce exception registers are preserved. simons 8282d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8322d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
137 Added TRAP exception chris 8456d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8491d 04h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
99 *** empty log message *** lampret 8506d 05h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
77 Regular update. lampret 8691d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
64 SPR bit definition moved to spr_defs.h. lampret 8710d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
54 Regular maintenance. lampret 8761d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
49 Changed simulation mode to non-virtual (real). lampret 8821d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
38 Virtual machine at the moment. lampret 8833d 09h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h
33 Handling of or1k exceptions. lampret 8837d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/except.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.