OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [or1k/] [opcode/] [or32.h] - Rev 1768

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5771d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7259d 15h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7274d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7274d 12h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1341 Mark wich operand is the destination operand in the architechture definition nogj 7274d 12h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1338 l.ff1 instruction added andreje 7290d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1256 page size is 8192 on or32 phoenix 7622d 05h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
1169 Added support for l.addc instruction. csanchez 7850d 06h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
879 Initial version of OpenRISC Custom Unit Compiler added markom 8212d 09h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
720 single floating point support added markom 8332d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8338d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
703 small optimizations to dissasemble markom 8339d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
680 num_opcodes better because of linking. ivang 8349d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8349d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
676 update of shared files markom 8351d 12h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
662 GNU binutils merge. ivang 8355d 14h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8372d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
397 removed or16 architecture markom 8430d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8432d 15h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8534d 15h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/opcode/or32.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.