OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [or1k/] [spr_defs.h] - Rev 1768

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5770d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7258d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7377d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7632d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
1025 PRINTF/printf mess fixed. simons 8149d 12h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8149d 21h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8371d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8377d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8377d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
511 new reporting system markom 8393d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
510 new reporting system markom 8393d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8408d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
447 ITLBMR register bit fields set in order. simons 8415d 00h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
446 ITLBMR register bit fields set in order. simons 8415d 00h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
378 cleanup in testbench; pc divided into ppc and npc markom 8431d 00h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
377 cleanup in testbench; pc divided into ppc and npc markom 8431d 00h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
309 more tests run; added cfg capabilities for tests markom 8449d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8464d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
196 Configuration SPRs added. simons 8511d 12h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8536d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/spr_defs.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.