OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Rev 1775

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5747d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7236d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1354 typing fixes phoenix 7237d 06h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7238d 03h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7442d 21h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1302 compile fix (remove const) phoenix 7460d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7694d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1106 Cache invalidate bug fixed again (it was ok before). simons 8031d 05h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
1097 Cache invalidate bug fixed. simons 8037d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8139d 12h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
914 SR[FO] is always set to 1. lampret 8163d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
886 MMU registers reserved fields protected from writing. simons 8183d 04h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8183d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
805 kbd, fb, vga devices now uses scheduler markom 8274d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
728 tick timer works with scheduler markom 8308d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8339d 07h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
624 Added logging of writes/read to/from SPR registers. ivang 8346d 04h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8354d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
572 Some new bugs fixed. simons 8359d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c
561 Tick timer is not connected to PIC. simons 8361d 03h /or1k/branches/stable_0_1_x/or1ksim/cpu/or1k/sprs.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.