OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cuc/] [adv.c] - Rev 1772

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5741d 17h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7230d 05h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7231d 22h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7436d 16h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7604d 01h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c
938 conditional facts does not work for assignments outside BB markom 8148d 06h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c
937 added file; cleanup markom 8148d 07h /or1k/branches/stable_0_1_x/or1ksim/cuc/adv.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.