OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cuc/] [verilog.c] - Rev 1779

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5637d 02h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7125d 14h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7127d 07h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7332d 01h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7499d 10h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1103 sync problem in cuc not yet fixed markom 7926d 10h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1102 few cuc bug fixes markom 7926d 10h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1101 cuc now compiles markom 7926d 13h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1098 small bug in cuc fixed markom 7926d 13h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1061 ELF sym loading improved markom 7980d 10h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1059 several cuc bugs fixed; different verilog cuc file naming markom 7993d 10h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1048 breakpoint can be set on labels markom 8008d 10h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
1001 fixed load/store state machine verilog generation errors markom 8028d 12h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8028d 16h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
996 some minor bugs fixed markom 8029d 14h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
986 outputs out of function are not registered anymore markom 8032d 15h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8035d 11h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
940 profiling and cuc can be made in one run markom 8043d 09h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
937 added file; cleanup markom 8043d 16h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c
933 adding fact generation from conditionals; still under development markom 8045d 13h /or1k/branches/stable_0_1_x/or1ksim/cuc/verilog.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.