OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [debug/] [Makefile.in] - Rev 1774

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5717d 21h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
1378 aclocal && autoconf && automake phoenix 7191d 07h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7206d 09h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7577d 20h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8116d 22h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
876 Beta release of ATA simulation rherveille 8160d 21h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
517 some performance optimizations markom 8340d 05h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
306 corrected lots of bugs markom 8397d 09h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8412d 08h /or1k/branches/stable_0_1_x/or1ksim/debug/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.