OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [debug/] [debug_unit.h] - Rev 1772

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5741d 17h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7230d 05h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7436d 16h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7604d 01h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h
884 code cleaning - a lot of global variables moved to runtime struct markom 8177d 05h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8380d 01h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8436d 05h /or1k/branches/stable_0_1_x/or1ksim/debug/debug_unit.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.