OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [mmu/] [Makefile.in] - Rev 1772

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5746d 04h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
1378 aclocal && autoconf && automake phoenix 7219d 14h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7234d 16h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7606d 04h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
1099 cvs bug fixed markom 8035d 15h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8145d 05h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
876 Beta release of ATA simulation rherveille 8189d 04h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
517 some performance optimizations markom 8368d 13h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8440d 16h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8806d 19h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
18 or16 added, or1k renamed to or32. lampret 8979d 19h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
13 Rebuild of the generated files. jrydberg 9040d 11h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 9040d 11h /or1k/branches/stable_0_1_x/or1ksim/mmu/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.