OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [peripheral/] [atahost.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5607d 08h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7095d 21h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7097d 13h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7302d 08h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
1019 fixed some bugs detected by Bender hardware rherveille 7991d 11h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7998d 22h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
970 Testbench is now running on ORP architecture platform. simons 8006d 09h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
919 stable release rherveille 8021d 13h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c
876 Beta release of ATA simulation rherveille 8050d 08h /or1k/branches/stable_0_1_x/or1ksim/peripheral/atahost.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.