OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [pm/] [Makefile.in] - Rev 1768

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5769d 20h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
1378 aclocal && autoconf && automake phoenix 7243d 06h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7258d 08h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7629d 20h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8168d 21h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
876 Beta release of ATA simulation rherveille 8212d 20h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
517 some performance optimizations markom 8392d 05h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8464d 08h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8623d 14h /or1k/branches/stable_0_1_x/or1ksim/pm/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.