OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [support/] [dumpverilog.h] - Rev 1768

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5769d 20h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7258d 08h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7464d 19h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8389d 10h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8823d 11h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h
60 Memory model changed. lampret 8877d 14h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h
55 Added 'dv' command for dumping memory as verilog model. lampret 8893d 11h /or1k/branches/stable_0_1_x/or1ksim/support/dumpverilog.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.