OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [testbench/] [README] - Rev 1775

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5747d 13h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7236d 02h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
1081 or32-uclinux tool chain have to be used to build the testbench. simons 8072d 02h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
369 Configuration command description added. simons 8412d 03h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8422d 01h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
226 added missing support files markom 8441d 23h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
213 Added test5 for DMA erez 8462d 02h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
195 New test added. simons 8488d 16h /or1k/branches/stable_0_1_x/or1ksim/testbench/README
97 Description of all test cases (at least working one). lampret 8616d 08h /or1k/branches/stable_0_1_x/or1ksim/testbench/README

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.