OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [testbench/] [eth.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5572d 05h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7060d 17h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7951d 16h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7963d 19h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
970 Testbench is now running on ORP architecture platform. simons 7971d 06h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
838 Bug fix. ivang 8083d 08h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8083d 11h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
733 Fixed configuration. ivang 8131d 11h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
705 Updated changed registers. ivang 8140d 14h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
702 Initial coding of ethernet simulator model finished. ivang 8140d 18h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8220d 06h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8224d 16h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
325 minor ethernet testbench modifications erez 8249d 05h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
310 make check working for all tests except cache markom 8250d 19h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8259d 10h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.