OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [gen_or1k_isa/] [sources/] [opcode/] [or32.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5719d 16h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6866d 19h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1605 Execute l.ff1 instruction nogj 6927d 21h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1597 Fix parsing the destination register nogj 6939d 22h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1590 Added l.fl1 lampret 6942d 20h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1557 Fix most warnings issued by gcc4 nogj 7002d 06h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1554 fixed l.maci encoding phoenix 7019d 17h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7132d 20h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7159d 23h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7159d 23h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7175d 02h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7209d 21h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1346 Remove the global op structure nogj 7223d 01h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7223d 01h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7223d 01h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1338 l.ff1 instruction added andreje 7238d 23h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1309 removed includes phoenix 7411d 18h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7414d 16h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7436d 16h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7485d 19h /or1k/branches/stable_0_2_x/gen_or1k_isa/sources/opcode/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.