OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [cpu/] [or1k/] [arch.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5765d 16h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6912d 20h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1509 Remove 08 prefix from PRIdREG nogj 7115d 04h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7255d 22h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1316 added a warning phoenix 7390d 14h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7390d 14h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1263 simprintf now uses stack vargs -- same as printf markom 7576d 06h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 8062d 14h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8537d 01h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8584d 06h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8587d 05h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h
23 Common OR1K backend for OR32 and OR16. lampret 8996d 12h /or1k/branches/stable_0_2_x/or1ksim/cpu/or1k/arch.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.