OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [debug/] [debug_unit.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5766d 03h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6913d 06h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1557 Fix most warnings issued by gcc4 nogj 7048d 17h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 7110d 05h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1546 Only tell the user that we don't simulate a stalled cpu when it would actually
get stalled		 nogj 7110d 06h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 7110d 19h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1516 Make non-writeable memory writeable by the debug core nogj 7115d 14h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1515 Use the new debug channel code instead of a compile time macro nogj 7115d 14h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 7115d 14h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 7115d 14h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7153d 17h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7206d 09h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1457 Fix typo in the debug unit configureation nogj 7206d 09h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7206d 09h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7247d 05h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7247d 05h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7256d 08h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7256d 08h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7461d 02h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7628d 11h /or1k/branches/stable_0_2_x/or1ksim/debug/debug_unit.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.