OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [peripheral/] [eth.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5765d 11h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6912d 14h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1606 fix uninitialized reads phoenix 6966d 20h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1598 Handle ethernet addresses as an address and not as an int nogj 6985d 17h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1557 Fix most warnings issued by gcc4 nogj 7048d 01h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7153d 02h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7157d 22h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1469 Don't halt the sim when not needed nogj 7205d 17h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1463 Make the ethernet peripheral use the new debug channels nogj 7205d 17h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1461 Add an optional `enabled' paramter to every peripheral nogj 7205d 17h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7205d 18h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1388 Remove useless define nogj 7211d 21h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1372 Cleanup ethernet peripheral, useing the new callbacks nogj 7246d 13h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1366 Pass a caller given pointer to the vapi_read callback nogj 7246d 13h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7246d 13h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7246d 13h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7255d 16h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1332 gcc 3.4.3 compile fix phoenix 7303d 12h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7460d 10h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7627d 19h /or1k/branches/stable_0_2_x/or1ksim/peripheral/eth.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.