OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [peripheral/] [memory.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5765d 12h /or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6912d 15h /or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1586 Charles Qi
Fix memory handling on big endian machines
nogj 6996d 20h /or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1557 Fix most warnings issued by gcc4 nogj 7048d 01h /or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 7048d 02h /or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 7157d 23h /or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.