OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [pm/] [Makefile.in] - Rev 1766

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5680d 04h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6827d 07h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
1576 configure updates phoenix 6939d 04h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
1376 aclocal && autoconf && automake phoenix 7154d 15h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7540d 04h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8079d 05h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
876 Beta release of ATA simulation rherveille 8123d 04h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
517 some performance optimizations markom 8302d 13h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8374d 16h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8533d 22h /or1k/branches/stable_0_2_x/or1ksim/pm/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.