OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [sim-config.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5765d 06h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6912d 10h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1595 Add default immu/dmmu page size nogj 6985d 13h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.		 nogj 7011d 23h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1561 Fix segfault when parsing unknown config sections nogj 7047d 20h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1557 Fix most warnings issued by gcc4 nogj 7047d 20h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 7047d 20h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 7109d 09h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1549 Spelling fixes nogj 7109d 09h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 7109d 23h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1520 Remove unused code nogj 7114d 18h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 7114d 18h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7157d 18h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1485 Remove nolonger used test peripheral nogj 7157d 18h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1459 Add traces to the config file parsing routines nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1455 Remove nolonger needed --output-cfg option nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1389 Implement debug channels based on the wine debugging scheme nogj 7211d 17h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7220d 17h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7246d 08h /or1k/branches/stable_0_2_x/or1ksim/sim-config.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.