URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [except_mc.S] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5732d 06h	/or1k/branches/stable_0_2_x/or1ksim/testbench/except_mc.S
1646	This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'.		6879d 09h	/or1k/branches/stable_0_2_x/or1ksim/testbench/except_mc.S
600	No more low/high priority interrupts (PICPR removed). Added tick timer exception.	simons	8339d 05h	/or1k/branches/stable_0_2_x/or1ksim/testbench/except_mc.S
475	l.jalr r9 is not used any more.	simons	8370d 16h	/or1k/branches/stable_0_2_x/or1ksim/testbench/except_mc.S
453	Also performs mc initialization.	ivang	8375d 15h	/or1k/branches/stable_0_2_x/or1ksim/testbench/except_mc.S