OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [mc_sync.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5732d 06h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6879d 09h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8111d 17h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8123d 20h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8349d 12h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
544 Added GPIO output for progress indication for FPGA simulation. ivang 8350d 13h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
471 Removed MC initialization. Must be done in except_mc.S ivang 8370d 20h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c
454 MC Tests. ivang 8375d 14h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_sync.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.