OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [tick/] [Makefile.in] - Rev 1781

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5730d 16h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6877d 19h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
1576 configure updates phoenix 6989d 16h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
1376 aclocal && autoconf && automake phoenix 7205d 03h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7590d 16h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8129d 17h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
876 Beta release of ATA simulation rherveille 8173d 16h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
517 some performance optimizations markom 8353d 01h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8425d 04h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in
91 Tick timer facility. lampret 8629d 16h /or1k/branches/stable_0_2_x/or1ksim/tick/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.