OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [toplevel.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5765d 07h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6912d 10h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1645 Or1ksim release 0.2.0 nogj 6912d 10h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1642 Release 0.2.0-rc3 nogj 6923d 12h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1609 0.2.0-rc2 release nogj 6965d 17h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1607 Don't drop cycles from the scheduler nogj 6966d 11h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6985d 13h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1557 Fix most warnings issued by gcc4 nogj 7047d 21h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 7109d 09h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1548 Print the useage of the -d in the help text nogj 7109d 10h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1539 Speed up the dmmu nogj 7109d 23h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1538 Speed up the immu nogj 7109d 23h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 7109d 23h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 7114d 18h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7157d 18h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1480 Kill the sim on the second ctrl-c nogj 7178d 10h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1455 Remove nolonger needed --output-cfg option nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c
1446 Cosmetic fixes nogj 7205d 13h /or1k/branches/stable_0_2_x/or1ksim/toplevel.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.