OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_34/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5621d 16h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1393 This commit was manufactured by cvs2svn to create tag 'nog_patch_34'. 7061d 23h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1386 Rework exception handling nogj 7068d 02h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1354 typing fixes phoenix 7110d 23h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7111d 21h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7316d 15h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1302 compile fix (remove const) phoenix 7334d 13h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7568d 11h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1106 Cache invalidate bug fixed again (it was ok before). simons 7904d 22h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
1097 Cache invalidate bug fixed. simons 7911d 17h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8013d 06h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
914 SR[FO] is always set to 1. lampret 8037d 05h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
886 MMU registers reserved fields protected from writing. simons 8056d 22h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8057d 04h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
805 kbd, fb, vga devices now uses scheduler markom 8148d 07h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
728 tick timer works with scheduler markom 8182d 04h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8213d 01h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
624 Added logging of writes/read to/from SPR registers. ivang 8219d 22h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8228d 15h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c
572 Some new bugs fixed. simons 8233d 17h /or1k/tags/nog_patch_34/or1ksim/cpu/or1k/sprs.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.