OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [cache/] [icache_model.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5562d 10h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1423 This commit was manufactured by cvs2svn to create tag 'nog_patch_49'. 7002d 17h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1406 Fix the declaration of `sec' in reg_ic_sec nogj 7002d 17h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7002d 17h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1386 Rework exception handling nogj 7008d 21h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7017d 21h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7043d 12h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7052d 15h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7065d 19h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7257d 10h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
1085 Bug fixed. simons 7864d 11h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7954d 00h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
992 A bug when cache enabled and bus error comes fixed. simons 7955d 16h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
884 code cleaning - a lot of global variables moved to runtime struct markom 7997d 22h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
638 TLBTR CI bit is now working properly. simons 8156d 12h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
631 Real cache access is simulated now. simons 8159d 11h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8180d 20h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
429 cache configuration added markom 8208d 18h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
428 cache configuration added markom 8208d 18h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8247d 23h /or1k/tags/nog_patch_49/or1ksim/cache/icache_model.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.