OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cpu/] [common/] [abstract.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5586d 10h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1429 This commit was manufactured by cvs2svn to create tag 'nog_patch_52'. 7026d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1398 Correct incorrect calls to eval_direct8 nogj 7026d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1359 Pass private data in readfunc/writefunc callbacks nogj 7067d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1352 Optimise execution history tracking nogj 7076d 15h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7076d 15h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1346 Remove the global op structure nogj 7089d 19h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7089d 19h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7193d 10h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7281d 10h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
970 Testbench is now running on ORP architecture platform. simons 7985d 11h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
897 improved CUC GUI; pre/unroll bugs fixed markom 8014d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
882 Routine for adjusting read and write delay for devices added. simons 8024d 20h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
720 single floating point support added markom 8147d 23h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
638 TLBTR CI bit is now working properly. simons 8180d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
543 Memory controller fixed. simons 8204d 19h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8204d 23h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
537 memory cycles are calculated according to parameters from .cfg file markom 8205d 01h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8222d 20h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8224d 18h /or1k/tags/nog_patch_52/or1ksim/cpu/common/abstract.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.