OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58/] [or1ksim/] [cpu/] [or1k/] [except.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5613d 05h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
1441 This commit was manufactured by cvs2svn to create tag 'nog_patch_58'. 7053d 12h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
1386 Rework exception handling nogj 7059d 16h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7103d 10h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8220d 05h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8251d 13h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
437 When lsu instruction produce exception registers are preserved. simons 8258d 14h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8298d 18h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
137 Added TRAP exception chris 8432d 18h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8466d 23h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
99 *** empty log message *** lampret 8481d 23h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
77 Regular update. lampret 8666d 20h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
64 SPR bit definition moved to spr_defs.h. lampret 8685d 20h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
54 Regular maintenance. lampret 8736d 21h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
49 Changed simulation mode to non-virtual (real). lampret 8797d 16h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
38 Virtual machine at the moment. lampret 8809d 04h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h
33 Handling of or1k exceptions. lampret 8813d 03h /or1k/tags/nog_patch_58/or1ksim/cpu/or1k/except.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.