OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_64/] [or1ksim/] [mmu/] [dmmu.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5570d 17h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1454 This commit was manufactured by cvs2svn to create tag 'nog_patch_64'. 7011d 00h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7011d 00h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1414 Rearange code in the dmmu such that it is not assumed that except_handle returns nogj 7011d 00h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1412 Make the dmmu use the new debug functions nogj 7011d 00h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.
nogj 7026d 04h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7051d 19h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7060d 23h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7074d 02h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7265d 17h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7437d 12h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7962d 08h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
886 MMU registers reserved fields protected from writing. simons 8006d 00h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8006d 06h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
638 TLBTR CI bit is now working properly. simons 8164d 19h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8177d 17h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
572 Some new bugs fixed. simons 8182d 19h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8189d 03h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8190d 02h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c
456 Page size bug fixed. simons 8213d 21h /or1k/tags/nog_patch_64/or1ksim/mmu/dmmu.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.