OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_67/] [gen_or1k_isa/] [sources/] [opcode/] [or32.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5586d 05h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1460 This commit was manufactured by cvs2svn to create tag 'nog_patch_67'. 7026d 11h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7026d 11h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7026d 11h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7041d 15h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7076d 10h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1346 Remove the global op structure nogj 7089d 13h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7089d 14h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7089d 14h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1338 l.ff1 instruction added andreje 7105d 12h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1309 removed includes phoenix 7278d 07h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7281d 04h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7303d 04h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7352d 07h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1285 Changed desciption of the l.cust5 insns lampret 7352d 07h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1169 Added support for l.addc instruction. csanchez 7665d 08h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1114 Added cvs log keywords lampret 7819d 23h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
1034 Fixed encoding for l.div/l.divu. lampret 7962d 01h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
879 Initial version of OpenRISC Custom Unit Compiler added markom 8027d 11h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c
801 l.muli instruction added markom 8119d 14h /or1k/tags/nog_patch_67/gen_or1k_isa/sources/opcode/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.