OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [Makefile.in] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5577d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5726d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5726d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5762d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5763d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1576 configure updates phoenix 6836d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1376 aclocal && autoconf && automake phoenix 7051d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7437d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7439d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1198 make it compile on RH 8,9 phoenix 7578d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1099 cvs bug fixed markom 7866d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
1097 Cache invalidate bug fixed. simons 7867d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 7976d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
879 Initial version of OpenRISC Custom Unit Compiler added markom 8018d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
876 Beta release of ATA simulation rherveille 8020d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
646 some bugs fixed markom 8167d 15h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
640 Merge profiler and mprofiler with sim. ivang 8168d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
547 memory profiler added markom 8194d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
517 some performance optimizations markom 8199d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in
306 corrected lots of bugs markom 8256d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/Makefile.in

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.